ASML's roadmap for chipmaking lithography tools examined — from DUV to Low-NA, High-NA, Hyper-NA, and beyond

MEMBER EXCLUSIVE
Men working on Twinscan EUV machine
(Image credit: ASML)
Latest Videos From
Swipe to scroll horizontally

NA

System

Year

Logic node

Memory node

MMO

Throughput

Status

0.33

NXE:3600D

2023

3nm

1B

≤1.1nm

≥160 WpH

Released

0.33

NXE:3800E

2024-2025

3nm/2nm

1B/1C

≤0.9nm

≥220 WpH

Released

0.33

NXE:3800F

2027-2028

2nm

1D/0A

≤0.9nm

≥260 WpH

Development

0.33

NXE:4200G

2030-2031

A14

0B/0C

≤0.8nm

≥300 WpH

Development

0.33

NXE:4200H

2032-2033

A10/A7

0C/0D

≤0.7nm

≥330 WpH

Development

0.33

NXE:4600

~2031+

High Productivity Platform

0D

TBA

≥400 WpH

R&D

0.55

EXE:5000

2023-2024

3nm

1B

110/75 WpH (AA/AB)

Released

0.55

EXE:5200B

2025-2026

2nm

1C/1D

175/135 WpH (AA/AB)

Released

0.55

EXE:5200C

2027-2028

2nm

1D/0A

190/160 WpH (AA/AB)

Development

0.55

EXE:5200D

2029-2030

A14

0A/0B

≥195/≥175 WpH (AA/AB)

Development

0.55

EXE:5400E

2032-2033

A10/A7

0C/0D

≥210/≥180 WpH (AA/AB)

Development

0.55

EXE:5600

~2032+

High Productivity Platform

Row 12 - Cell 4

TBA

≥250 WpH

R&D

Luke James
Contributor

Luke James is a freelance writer and journalist.  Although his background is in legal, he has a personal interest in all things tech, especially hardware and microelectronics, and anything regulatory.